

**Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application:

**Listing of Claims:**

1. (currently amended) A computer system comprising:  
at least one dense logic device;  
a controller for coupling said at least one dense logic device to a control block and a memory bus;  
one or more memory module slots coupled to said memory bus;  
an adapter port associated with a subset of said one or more memory module slots, said adapter port including associated memory resources; and  
at least one direct execution logic element coupled to said adapter port, said memory resources being ~~selectively~~ substantially equally accessible by said at least one dense logic device and said at least one direct execution logic element.
2. (currently amended) The computer system of claim 1 wherein said controller comprises an interleaved memory controller that is bi-directionally coupled to the at adaptor port and said one or more memory module slots, and wherein said controller includes a plurality of control registers configured to control shared use of said memory resources.
3. (original) The computer system of claim 1 wherein said plurality of memory module slots comprise DIMM memory module slots.
4. (original) The computer system of claim 3 wherein said adapter port comprises a DIMM physical format for retention within one of said DIMM memory module slots.

5. (previously amended) The computer system of claim 1 wherein said plurality of memory module slots comprise in-line memory module serial interface slots.
6. (previously amended) The computer system of claim 5 wherein said adapter port comprises a in-line memory module serial interface physical format for retention within one of said in-line memory module serial interface slots.
7. (currently amended) The computer system of claim 1 wherein said control block provides control information to said adapter port and wherein said adaptor port shares access control to said memory resources with said controller such that when said controller is in control of said memory resources said adaptor port is barred from accessing said memory resources and when said adaptor port is in control of said memory resources said controller is disconnected from said memory resources and wherein said controller is disconnected from said memory resources said adaptor port monitors said control block for control information.
8. (original) The computer system of claim 1 wherein said control block provides control information to said direct execution logic element.
9. (original) The computer system of claim 1 wherein said control block comprises a peripheral bus control block.
10. (original) The computer system of claim 9 wherein said peripheral bus control block provides control information to said adapter port.
11. (original) The computer system of claim 9 wherein said peripheral control block provides control information to said direct execution logic element.
12. (original) The computer system of claim 1 wherein said control block comprises a graphics control block.

13. (original) The computer system of claim 12 wherein said graphics control block provides control information to said adapter port.
14. (original) The computer system of claim 12 wherein said graphics control block provides control information to said direct execution logic element.
15. (original) The computer system of claim 1 wherein said control block comprises a systems maintenance control block.
16. (original) The computer system of claim 15 wherein said systems maintenance control block provides control information to said adapter port.
17. (original) The computer system of claim 15 wherein said systems maintenance control block provides control information to said direct execution logic element.
18. (original) The computer system of claim 1 wherein said direct execution logic element comprises a reconfigurable processor element.
19. (original) The computer system of claim 1 wherein said direct execution logic element is operative to alter data received from said controller on said memory bus.
20. (original) The computer system of claim 1 wherein said direct execution logic element is operative to alter data received from an external source prior to placing altered data on said memory bus.
21. (original) The computer system of claim 1 wherein said direct execution logic element comprises:
  - a control block coupled to said adapter port.
22. (original) The computer system of claim 21 wherein said direct execution

logic element further comprises:

at least one field programmable gate array configurable to perform an identified algorithm on an operand provided thereto by said adapter port.

23. (original) The computer system of claim 22 further comprising:

a dual-ported memory block coupling a control block coupled to said adapter port to said at least one field programmable gate array.

24. (original) The computer system of claim 1 wherein said direct execution logic element comprises:

a chain port for coupling said direct execution logic element to another direct execution logic element.

25. (original) The computer system of claim 21 wherein said direct execution logic element further comprises:

a read only memory associated with said control block for providing configuration information thereto.

26. (currently amended) A computer system comprising:

at least one dense logic device;

an interleaved controller for coupling said at least one dense logic device to a control block and a memory bus;

a plurality of memory slots coupled to said memory bus;

an adapter port associated with at least two of said plurality of memory slots, each of said adapter port including associated memory resources; and

a direct execution logic element coupled to at least one of said adapter ports, said memory resources being selectively substantially equally accessible by said at least one dense logic device and said direct execution logic element.

27. (original) The computer system of claim 26 wherein said plurality of memory

slots comprise DIMM memory module slots.

28. (original) The computer system of claim 27 wherein said adapter port comprises a DIMM physical format for retention within one of said DIMM memory module slots.

29. (previously amended) The computer system of claim 26 wherein said plurality of memory slots comprise in-line memory module serial interface slots.

30. (previously amended) The computer system of claim 29 wherein said adapter port comprises a in-line memory module serial interface physical format for retention within one of said in-line memory module serial interface slots.

31. (currently amended) The computer system of claim 26 wherein said control block provides control information to said adapter port and wherein said adaptor port shares access control to said memory resources with said controller such that when said interleaved controller is in control of said memory resources said adaptor port is barred from accessing said memory resources and when said adaptor port is in control of said memory resources said interleaved controller is disconnected from said memory resources and wherein said interleaved controller is disconnected from said memory resources said adaptor port monitors said control block for control information.

32. (original) The computer system of claim 26 wherein said control block provides control information to said direct execution logic element.

33. (original) The computer system of claim 26 wherein said control block comprises a peripheral bus control block.

34. (original) The computer system of claim 33 wherein said peripheral bus control block provides control information to said adapter port.

35. (original) The computer system of claim 33 wherein said peripheral control block provides control information to said direct execution logic element.
36. (original) The computer system of claim 26 wherein said control block comprises a graphics control block.
37. (original) The computer system of claim 36 wherein said graphics control block provides control information to said adapter port.
38. (original) The computer system of claim 36 wherein said graphics control block provides control information to said direct execution logic element.
39. (original) The computer system of claim 26 wherein said control block comprises a systems maintenance control block.
40. (original) The computer system of claim 39 wherein said systems maintenance control block provides control information to said adapter port.
41. (original) The computer system of claim 39 wherein said systems maintenance control block provides control information to said direct execution logic element.
42. (original) The computer system of claim 26 wherein said control block comprises a PCI-X control block.
43. (original) The computer system of claim 42 wherein said PCI-X control block provides control information to said adapter port.
44. (original) The computer system of claim 42 wherein said PCI-X control block provides control information to said direct execution logic element.
45. (original) The computer system of claim 26 wherein said control block

comprises a PCI Express control block.

46. (original) The computer system of claim 45 wherein said PCI Express control block provides control information to said adapter port.

47. (original) The computer system of claim 45 wherein said PCI Express control block provides control information to said direct execution logic element.

48. (original) The computer system of claim 26 wherein said direct execution logic element comprises a reconfigurable processor element.

49. (original) The computer system of claim 26 wherein said direct execution logic element is operative to alter data received from said controller on said memory bus.

50. (original) The computer system of claim 26 wherein said direct execution logic element is operative to alter data received from an external source prior to placing altered data on said memory bus.

51. (original) The computer system of claim 26 wherein said direct execution logic element comprises:

a control block coupled to said adapter port.

52. (original) The computer system of claim 51 wherein said direct execution logic element further comprises:

at least one field programmable gate array configurable to perform an identified algorithm on and operand provided thereto by said adapter port.

53. (original) The computer system of claim 52 further comprising:

a dual-ported memory block coupling a control block coupled to said adapter port to said at least one field programmable gate array.

54. (original) The computer system of claim 26 wherein said direct execution logic element comprises:

a chain port for coupling said processor element to another direct execution logic element.

55. (original) The computer system of claim 51 wherein said direct execution logic element further comprises:

a read only memory associated with said control block for providing configuration information thereto.

56. (previously amended) A computer system including an adapter port for electrical coupling between a memory bus of said computer system and a network interface, said computer system comprising at least one dense logic device coupled to said memory bus and said memory bus comprising at least one memory module slot, said adapter port comprising:

a memory resource associated with said adapter port wherein said adapter port is configured for physical retention within said at least one memory module slot; and

a control block for selectively enabling access by said at least one dense logic device to said memory resource.

57. (original) The computer system of claim 56 wherein said control block is further operational to selectively preclude access by said at least one dense logic device to said memory resource.

58. (original) The computer system of claim 56 further comprising:

at least one direct execution logic element coupled to said network interface.

59. (currently amended) The computer system of claim 58 wherein said control block is further operational to alternatively enable substantially equal access to said memory resource by said at least one dense logic device and said at least one

direct execution logic element.

60. (canceled)

61. (previously amended) The computer system of claim 56 wherein said at least one memory module slot comprises a DIMM slot.

62. (previously amended) The computer system of claim 56 wherein said at least one memory module slot comprises a in-line memory module serial interface slot.

63. (original) The computer system of claim 56 further comprising:  
an additional adapter port;  
an additional memory resource associated with said additional adapter port,  
said control block further operative to selectively enable access by said at least one dense logic device to said additional memory resource.

64. (original) The computer system of claim 63 wherein said control block is further operational to selectively preclude access by said at least one dense logic device to said memory resource and said additional memory resource.

65. (original) The computer system of claim 64 further comprising at least one direct execution logic element coupled to said network interface.

66. (original) The computer system of claim 65 wherein said control block is further operational to alternatively enable access to said memory resource and said additional memory resource by said at least one dense logic device and said at least one direct execution logic element.

67. (original) The computer system of claim 63 wherein said memory bus further comprises first and second memory module slots for physical retention of said at least one adapter port and said additional adapter port respectively.

68. (original) The computer system of claim 67 wherein said first and second memory module slots comprise DIMM slots.
69. (previously amended) The computer system of claim 67 wherein said first and second memory module slots comprise in-line memory module serial interface slots.
70. (original) The computer system of claim 63 wherein said control block is located on a module comprising said adapter port.
71. (original) The computer system of claim 56 wherein said computer system further comprises:  
a memory and I/O controller interposed between said at least one dense logic device and said memory bus.
72. (original) The computer system of claim 71 wherein said memory and I/O controller comprises an interleaved memory controller.
73. (original) The computer system of claim 56 wherein said adapter port comprises a number of switches interposed between said memory bus and said memory resource controllable by said control block.
74. (original) The computer system of claim 73 wherein said switches comprise field effect transistors.
75. (original) The computer system of claim 73 wherein said switches have a first condition thereof for coupling said dense logic device to said memory resource and a second condition thereof for coupling said network interface to said memory resource.
76. (original) The computer system of claim 56 wherein said memory bus comprises address/control and data portions thereof.

77. (original) The computer system of claim 56 wherein said memory bus provides address/control and data inputs to said control block to at least partially control its functionality.

78. (original) The computer system of claim 56 wherein said control block further comprises a DMA controller for providing direct memory access operations to said memory resource.

79. (original) The computer system of claim 78 wherein said DMA controller is fully parameterized.

80. (original) The computer system of claim 78 wherein said DMA controller enables scatter/gather functions to be implemented.

81. (original) The computer system of claim 78 wherein said DMA controller enables irregular data access pattern functions to be implemented.

82. (original) The computer system of claim 78 wherein said DMA controller enables data packing functions to be implemented.

83. (original) The computer system of claim 56 wherein said memory resource may be isolated from said memory bus in response to said control block to enable access thereto by a device coupled to said network interface.

84. (original) The computer system of claim 56 wherein said memory resource comprises random access memory.

85. (original) The computer system of claim 84 wherein said random access memory comprises DRAM.